



JML36XX

350-mA, 45-V, Ultra-Low I_Q, Low Dropout LDOs

General Description

The JML36XX is a high voltage, low power consumption and high performance LDO. The family uses an advanced CMOS process and a P-MOSFET pass device to achieve fast start-up, with high output voltage accuracy. The JML36XX is stable with a 1.0µF~10µF ceramic output capacitor, and uses a precision voltage reference and feedback loop to achieve a worst-case accuracy of 2% over all load, line, process, and temperature variations.

Features

- Wide Input Voltage Range : up to 42V
- Output Current : 350mA
- Standard Fixed Output Voltage Options : 1.8V, 2.5V, 3.0V, 3.3V, 3.6V, and 5.0V
- More Output Voltage Options Available on Request
- Low IQ : 2.5µA Typically
- Low Dropout Voltage
- Short current protection:150mA
- Excellent Load and Line Transient Response
- Line Regulation : 0.01%/V Typically
- Normal Version Available in SOT23-3L, SOT23-5L and SOT-89 Packages
- Shutdown Version Available in SOT23-5L and Tiny DFN1×1-4L Packages

Order Information


Model	Package	Ordering Number <small>Note1</small>	Packing Option
JML36XX	SOT23-3L	JML36XX-xxXT3	Tape and Reel, 3000
	SOT23-5L	JML36XX-xxNXT5	Tape and Reel, 3000
	SOT23-5L	JML36XX-xxXT5	Tape and Reel, 3000
	SOT-89	JML36XX-xxXT4	Tape and Reel, 1000
	DFN1×1-4L	JML36XX-xxNXF4	Tape and Reel, 10000

Note1: xx stands for output voltage, e.g. if xx = 18, the output voltage is 1.8V; if xx = 30, the output voltage is 3.0V.
The device with suffix "N" is shutdown version with enable control input.


350-mA, 45-V, Ultra-Low I_Q , Low Dropout LDOs

Pin Description


Normal Version Without Enable (Top View)



SOT23-3L




SOT23-5L




SOT-89

Shutdown Version With Enable (Top View)




SOT23-5L



DFN1×1-4L

Pin Function

Pin No.					Pin Name	Pin Function
SOT23-3L	SOT23-5L	SOT-89	SOT23-5L	DFN1×1-4L		
JML36XX-xxXT3	JML36XX-xxXT5	JML36XX-xxXT4	JML36XX-xxNXT5	JML36XX-xxNxF4	GND	Ground.
1	2	1	2	2	IN	Supply input pin.
2	1	2	1	4	OUT	Output pin.
3	5	3	5	1	EN	Enable control input, active high.
3 , 4		4		NC	No connection.	



Functional Description

Input Capacitor

A $1\mu\text{F}$ - $10\mu\text{F}$ ceramic capacitor is recommended to connect between V_{IN} and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both V_{IN} and GND.

350-mA, 45-V, Ultra-Low I_Q , Low Dropout LDOs

Output Capacitor

An output capacitor is required for the stability of the LDO. The recommended output capacitance is from 1 μ F to 10 μ F, Equivalent Series Resistance (ESR) is from 5m Ω to 100m Ω , and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to OUT and GND pins.

Low Quiescent Current

The JML36XX, consuming only around 2.5 μ A for all input range and output loading, provides great power saving in portable and low power applications.

Short Current Limit Protection

When output current at the OUT pin is higher than current limit threshold or the OUT pin is short-circuit to GND, the short current limit protection will be triggered and clamp the output current to approximately 100mA to prevent over-current and to protect the regulator from damage due to overheating.

Absolute Maximum Ratings

Parameter	Rating	Unit
IN pin to GND pin	-0.3 to 48	V
OUT pin to GND pin	-0.3 to 6	V
	SOT-89 135	
Thermal Resistance (Junction to Ambient)	SOT23-5L 250	°C/W
	SOT23-3L 360	
	DFN1×1-4L 250	
Operating Junction Temperature	-40 to 125	°C
Storage Temperature	-65 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C
ESD (HBM mode)	ESDA/JEDEC JS-001-2017	±2000V




Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Electrical Characteristics

($V_{IN} = V_{OUT} + 2V$; $I_{OUT} = 10mA$, $C_{IN} = C_{OUT} = 1.0\mu F$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IN}	Operating Input Voltage			45		V
$Line_{REG}$	Line Regulation	$2.5V \leq V_{IN} \leq 36V$, $I_{OUT} = 10mA$		0.01	0.04	%/V
V_{DROP}	Dropout Voltage	$V_{OUT} = 3.0V$, $I_{OUT} = 100mA$	330			mV
		$V_{OUT} = 3.0V$, $I_{OUT} = 200mA$	690			
$Load_{REG}$	Load Regulation	$1mA \leq I_{OUT} \leq 300mA$, $V_{IN} = V_{OUT} + 2V$		40		mV
I_{OUT}	Maximum Output Current	$V_{IN} = V_{OUT} + 1V$	350			mA
I_Q	Quiescent Current	$I_{OUT} = 0mA$	2.5	4		μA
I_{Q_OFF}	Standby Current	$V_{EN} = 0V$, $T_A = 25^\circ C$	0.1	1		μA
V_{ENH}	EN Pin Threshold Voltage	EN Input Voltage "H"	1.2			V
V_{ENL}	EN Pin Threshold Voltage	EN Input Voltage "L"		0.4		V
I_{EN}	EN Pin Current	$V_{EN} = 0 - 36V$	1			μA
PSRR	Power Supply Rejection Ratio				60	
		$V_{IN} = V_{OUT} + 1V$ $I_{OUT} = 20mA$	f = 1 kHz			dB
e_N	Output Noise Voltage	$V_{IN} = V_{OUT} + 2V$, $I_{OUT} = 1mA$, $f = 10Hz$ to $100KHz$, ($V_{OUT} = 3V$) $C_{OUT} = 1\mu F$		100		μV_{rms}
T_{SD}	Thermal Shutdown Temperature	Temperature Increasing from $T_A = +25^\circ C$	155			$^\circ C$
T_{SDH}	Thermal Shutdown Hysteresis	Temperature Falling From TSD	20			$^\circ C$

TYPICAL PERFORMANCE CHARACTERISTICS






Fig4. Dropout Voltage VS Output Current






Fig5. I_Q VS Temperature




Package Dimension


SOT-89



SOT23-5L




SOT23-3L



Unit:mm

DFN1×1-4



Unit:mm

Detail A: PIN1 shape)

